- Xilinx Zynq-7000 SoC Board Support Packages 2019.2/avnet-digilent-zedboard-v2019.2.bsp 101.0 MB
- Xilinx Zynq-7000 SoC Board Support Packages 2019.2/xilinx-zc702-v2019.2.bsp 99.4 MB
- Crack/xilinx_ise.lic 47.6 KB
- Crack/vivado2018+IPs.lic 25.8 KB
- Crack/readme.txt 265 bytes
- ....
Files: 5 Total size: 31.5 GB Total requests: 8 Last access time: 2 weeks, 2 days
|
- ~Get Your Files Here !/1 - Introduction/2. Installation of MATLAB.mp4 34.3 MB
- ~Get Your Files Here !/1 - Introduction/1. Introduction to the course.mp4 16.2 MB
- ~Get Your Files Here !/1 - Introduction/1. Introduction to the course.en_US.srt 3.5 KB
- ~Get Your Files Here !/1 - Introduction/2. Installation of MATLAB.en_US.srt 3.5 KB
- Get Bonus Downloads Here.url 180 bytes
- ....
Files: 5 Total size: 1.7 GB Total requests: 12 Last access time: 4 days, 12 hours
|
- ~Get Your Files Here !/1 - Installing Vivado/2. Agenda.mp4 4.0 MB
- ~Get Your Files Here !/1 - Installing Vivado/1. Recommendation.html 5.7 KB
- ~Get Your Files Here !/1 - Installing Vivado/3. Installation Part 1.en_US.srt 3.1 KB
- ~Get Your Files Here !/1 - Installing Vivado/2. Agenda.en_US.srt 1.7 KB
- Get Bonus Downloads Here.url 180 bytes
- ....
Files: 5 Total size: 3.9 GB Total requests: 121 Last access time: 8 hours, 22 minutes
|
- ~Get Your Files Here !/1 - Section 1_Introduction and Overview of VHDL, VIVADO & Zynq/1. Introduction and Overview of VHDL.mp4 151.1 MB
- ~Get Your Files Here !/1 - Section 1_Introduction and Overview of VHDL, VIVADO & Zynq/2. VHDL Data Types and Operators Overview with How to create user defined data type.mp4 28.8 MB
- ~Get Your Files Here !/1 - Section 1_Introduction and Overview of VHDL, VIVADO & Zynq/1. Introduction and Overview of VHDL (Description).html 1.6 KB
- ~Get Your Files Here !/1 - Section 1_Introduction and Overview of VHDL, VIVADO & Zynq/2. VHDL Data Types and Operators Overview with How to create user defined data type (Description).html 1.4 KB
- Get Bonus Downloads Here.url 180 bytes
- ....
Files: 5 Total size: 2.2 GB Total requests: 81 Last access time: 3 days, 10 hours
|
- ~Get Your Files Here !/1 - UART Fundamentals/1. Episode 01 What is UART.mp4 25.8 MB
- ~Get Your Files Here !/1 - UART Fundamentals/2. Episode 02 Frame Format.mp4 25.0 MB
- ~Get Your Files Here !/1 - UART Fundamentals/1. Episode 01 What is UART (Description).html 792 bytes
- ~Get Your Files Here !/1 - UART Fundamentals/2. Episode 02 Frame Format (Description).html 779 bytes
- Get Bonus Downloads Here.url 180 bytes
- ....
Files: 5 Total size: 801.5 MB Total requests: 102 Last access time: 1 week
|
- Xilinx.ISE.Design.Suite.v13.2.MULTIPLATFORM-SPYRAL.zip.007 500.0 MB
- Xilinx.ISE.Design.Suite.v13.2.MULTIPLATFORMSPYRAL.zip.007_meta.sqlite 9.0 KB
- Xilinx.ISE.Design.Suite.v13.2.MULTIPLATFORMSPYRAL.zip.007_meta.xml 1.0 KB
- ....
Files: 3 Total size: 500.0 MB Total requests: 7 Last access time: 3 months, 1 week
|
- Тарасов И.Е. - Разработка цифровых устройств на основе ПЛИС Xilinx с применением языка VHDL - 2005.djvu 10.1 MB
- ....
Files: 1 Total size: 10.1 MB Total requests: 245 Last access time: 2 days, 1 hour
|
- ~Get Your Files Here !/1. Introduction/2. Installation of MATLAB.mp4 34.3 MB
- ~Get Your Files Here !/1. Introduction/1. Introduction to the course.mp4 16.2 MB
- ~Get Your Files Here !/1. Introduction/2. Installation of MATLAB.srt 4.1 KB
- ~Get Your Files Here !/1. Introduction/1. Introduction to the course.srt 4.1 KB
- Get Bonus Downloads Here.url 180 bytes
- ....
Files: 5 Total size: 1.6 GB Total requests: 40 Last access time: 1 week, 4 days
|
- Xilinx.ISE.Design.Suite.v13.2.MULTIPLATFORM-SPYRAL.zip.004 500.0 MB
- Xilinx.ISE.Design.Suite.v13.2.MULTIPLATFORMSPYRAL.zip.004_meta.sqlite 9.0 KB
- Xilinx.ISE.Design.Suite.v13.2.MULTIPLATFORMSPYRAL.zip.004_meta.xml 1.0 KB
- ....
Files: 3 Total size: 500.0 MB Total requests: 8 Last access time: 8 months, 1 week
|
- xilinx-vivado.docker.tgz 243.8 GB
- ....
Files: 1 Total size: 243.8 GB Total requests: 82 Last access time: 4 months
|